Notice of Allowability	Application No.	Applicant(s)	
	10/665,931	MOTOKAWA ET AL.	
	Examiner	Art Unit	
	Mark P. Francis	2193	
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in (OR REMAINS) CLOSED in (OR COMME) or other appropriate comme (IGHTS). This application is	n this application. If not included unication will be mailed in due course. THI	S ative
1. This communication is responsive to 05/10/07.			
2. X The allowed claim(s) is/are <u>1,2,4,5,8-16 and 19</u> .			
3. Acknowledgment is made of a claim for foreign priority u a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority do International Bureau (PCT Rule 17.2(a)). * Certified copies not received: Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. 4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which giv 5. CORRECTED DRAWINGS (as "replacement sheets") mu (a) including changes required by the Notice of Draftspers 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examiner' Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in the captain of the proper No./Mail Date DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT	e been received. e been received in Application ocuments have been received. of this communication to file MENT of this application. nitted. Note the attached EX res reason(s) why the oath of st be submitted. son's Patent Drawing Reviews Amendment / Comment of the header according to 37 Cosit of BIOLOGICAL MAT	on No ed in this national stage application from the requirements AMINER'S AMENDMENT or NOTICE OF or declaration is deficient. W (PTO-948) attached or in the Office action of the drawings in the front (not the back) of FR 1.121(d). ERIAL must be submitted. Note the	•
Attachment(s) 1. ⊠ Notice of References Cited (PTO-892)	5 □ Notice of I	nformal Patent Application	
2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)		Summary (PTO-413),	
<u> </u>	Paper No	./Mail Date	
 Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 	7. ⊠ Examiner's	s Amendment/Comment	
4. Examiner's Comment Regarding Requirement for Deposit of Biological Material	9.	THOMAS LEE UPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100	

Examiner's Amendment

- 1. This Office Action is responsive to the communication filed May 10, 2007.
- 2. Per applicant's request, amended claims 1,4,8,9, and 19 have been entered. Claim 7,17, and 18 have been cancelled.
- 3. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.
- 4. Authorization for this examiner's amendment was given by George B. F. Yee, Reg. 37,478 on June 22, 2007.

Listing of Claims:

1. (Currently amended) A compiler for producing an object program <u>from a source program used</u> to be executed on an architecture equipped with a plurality of memory hierarchies from a source program in conjunction with a computer system, the compiler configured to operate a computer to perform steps comprising:

a step for <u>detecting interpreting either an option or</u> a designation statement designating which memory hierarchy <u>among the plurality of memory hierarchies will serves as</u> the main data store for an object program a target program mainly refers to data present in, when the <u>target object program</u> is executed; [[and]]

a step for performing an optimizing process directed to said designated memory hierarchy to produce the object program; and

a step for storing the object program on a data store.

Page 3

Art Unit: 2193

Application/Control Number: 10/665,931

2. (Currently amended) A compiler as claimed in claim 1, wherein:

as said optimizing process directed to the designated memory hierarchy, a memory latency is calculated according to the designated memory hierarchy with respect to an instruction for accessing a memory location in the designated memory hierarchy; and an wherein said optimizing process responding to is based on the calculated latency is carried out.

3. (Currently amended) A compiler as claimed in claim 1, wherein:

as said optimizing process directed to the designated memory hierarchy, a loop transformation method of a loop interchange, a loop unrolling, or a loop tiling is determined according to the designated memory hierarchy with respect to a memory access instruction; and wherein said optimizing process is based thereon.

4. (Currently amended) An object program producing method executed by both a computer system and a compiler executing on the computer system for producing an object program used to be executed on an architecture equipped with a plurality of memory hierarchies from a source program in conjunction with a computer system,

said method comprising:

a step for <u>detecting interpreting either an option or</u> a designation statement designating which memory hierarchy a <u>targetan object</u> program mainly refers to <u>for storing and accessing</u> data <u>present in</u>, when the <u>target object</u> program is executed; [[and]]

a step for performing an optimizing process directed to said designated memory hierarchy to produce the object program; and

a step for outputting and storing the object program on a data store.

5. (Currently amended) A code producing method as claimed in claim 4, wherein:

[[as]]for said optimizing process directed to the designated memory hierarchy, a memory latency is calculated according to the designated memory hierarchy with respect to a

Art Unit: 2193

memory access instruction; and an optimizing process according to the calculated latency is carried out.

6. (Currently amended) A code producing method as claimed in claim 4, wherein:

[[as]] for said optimizing process directed to the designated memory hierarchy, a loop transformation method of a loop interchange, a loop unrolling, or a loop tiling is determined according to the designated memory hierarchy with respect to a memory access instruction.

- 7. (Canceled)
- 8. (Currently amended) A storage medium wherein:

said storage medium has stored there into [[the]]a compiler for producing an object program from a source program to be executed on an architecture equipped with a plurality of memory hierarchies, the compiler configured to operate a computer to perform steps comprising:recited in claim 1.

a step for detecting a designation statement designating which memory hierarchy among the plurality of memory hierarchies will serves as the main data store for an object program when the object program is executed;

a step for performing an optimizing process directed to said designated memory hierarchy to produce the object program; and

a step for storing the object program on a data store.

9. (Currently amended) A method for producing an object program used to be executed on an architecture equipped with a plurality of memory hierarchies from a source program in conjunction with a computer system, wherein:

said computer system executes:

Art Unit: 2193

a step for analyzing detecting a designation statement designating which hierarchy an object program mainly refers to for storing data stored in a memory of, when said object program is executed; [[and]]

a step <u>for producing said object program</u> in which an optimizing process including different processes sequences according to said plural memory hierarchies is carried out with respect to said source program, and an object program which has been optimized as to an access to said memory hierarchy is produced by selecting a process[[es]] sequence corresponding to the memory hierarchy designated by said designation statement; and

a step for storing the object program on a data storage device.

- 10. (Original) An object program producing method as claimed in claim 9, wherein: said designation statement is described in an option within a compiler initiating command.
- 11. (Original) An object program producing method as claimed in claim 9, wherein: said designation statement is inserted into said source program.
- 12. (Original) An object program producing method as claimed in claim 11, wherein: said designation statement is applied to each of plural loops contained in said source program;

said analysis step includes a step for forming a loop table indicative of a correspondence relationship between the respective loops and the memory hierarchies designated by the designation statements corresponding to said loops; and

said execution step includes a step for acquiring a memory hierarchy designated by said designation statement by referring to said loop table.

13. (Original) An object program producing method as claimed in claim 9, wherein: said memory hierarchies include a hierarchy constructed of a primary cache, a hierarchy constructed of a secondary cache, and a hierarchy constructed of a main storage apparatus.

Application/Control Number: 10/665,931 Page 6

Art Unit: 2193

14. (Original) An object program producing method as claimed in claim 9, wherein: said optimizing process contains at least one of an optimizing process by instruction scheduling, a prefetch optimizing process, and an optimizing process by loop tiling and loop interchange/loop unrolling.

- 15. (Original) An object program producing method as claimed in claim 14, wherein:
 said optimizing process corresponds to the optimizing process by the instruction
 scheduling; and a number of memory access latency cycles to be set are different from each other
 according to said memory hierarchies in said processes sequence.
- 16. (Original) An object program producing method as claimed in claim 14, wherein: said optimizing process corresponds to the prefetch optimizing process; and timing of a prefetch code to be inserted is different from each other according to said memory hierarchies in said processes sequence.
- 17. (Original) An object program producing method as claimed in claim 14, wherein:
 said optimizing process corresponds to the optimizing process by the loop tiling; a
 tile size is different from each other according to said memory hierarchies in said processes
 sequence.
- 18. (Original) An object program producing method as claimed in claim 14, wherein: said optimizing process corresponds to the optimizing process by the loop interchange/loop unrolling; and in said processes sequence, it is determined to apply, or not to apply either the loop interchange or the loop unrolling according to said memory hierarchies.
- 19. (Currently amended) An apparatus for producing an object program used to be executed on an architecture equipped with a plurality of memory hierarchies from a source program, comprising:

Art Unit: 2193

a storage apparatus for previously storing thereinto an optimizing process containing different process[[es]] sequences according to said plurality of memory hierarchies; an input apparatus for inputting said source program and a designation statement designating which memory hierarchy an object program mainly refers to data present in, when said object program is executed;

a processing apparatus for producing an optimized object program based upon both said source program and said designation statement; and

an output apparatus for outputting said optimized object program; wherein: said processing apparatus executes:

a step for analyzing said designation statement;

a step for producing an object program which has been optimized as to an access to said memory hierarchy by selecting a processes sequence corresponding to the memory hierarchy designated by said designation statement; and a step for outputting said optimized object program form from said output apparatus.

Allowable Subject Matter

- 5. The following is an examiner's statement of reasons for allowance: The prior art of record does not teach or fairly suggest at least the feature of:
 wherein a loop transformation method of a loop interchange, a loop unrolling, or a loop tiling is determined according to the designated memory hierarchy with respect to a memory access instruction, wherein said optimizing process is based thereon as recited in each of the independent claims 1,4,8,9, and 19.
- 6. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably

Art Unit: 2193

Page 8

accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Correspondence Information

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mark P. Francis whose telephone number is (571)272-7956. The examiner can normally be reached on Mon-Fri 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai T.An can be reached on (571)272-3756. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

THOMAS LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100